
    h?              
       <   S SK Jr  S SKrS SKrS rS rS r\S:X  Ga~  \R                  " 5       r	\
" S\" \	5      -  5        \
" S\" \	5      -  5        \
" 5         \
" S	5        \
" S
\" \	SS SS5      -  5        \
" S\" \	SS SS5      -  5        \
" S\" \	SS SS 5      -  5        \
" S\" \	SS SS5      -  5        \
" S\" \	SS SS5      -  5        \
" S\" \	SS SS5      -  5        \
" S\" \	SS SS5      -  5        \
" S\" \	SS SS5      -  5        \
" S\" \	SS SS5      -  5        \
" S \" \	SS SS5      -  5        \
" S!\" \	SS SS"5      -  5        \
" S#\" \	S$S SS5      -  5        \
" S%\" \	S$SSS 5      -  5        \
" S&\" \	S$SSS5      -  5        \
" S'\" \	S$SSS5      -  5        gg)(    )print_functionNc                 f    U " S5      u  pp4[         R                  " SX$U5      R                  S5      $ )Nr   IIIutf-8structpackdecode)cpu_bcds        =lib/python3.13/site-packages/archspec/vendor/cpuid/example.py
cpu_vendorr      s-    QJA!;;uaA&--g66    c                 x   ^  SR                  U 4S j[        SS5       5       5      nUR                  SS5      S   $ )N c              3      >#    U  H4  n[         R                  " S /T" SU-   5      Q76 R                  S5      v   M6     g7f)IIIIl        r   Nr   ).0ir   s     r   	<genexpr>cpu_name.<locals>.<genexpr>   s=      *( KK=Z!^)<=DDWMM(s   <?          r   )joinrangesplit)r   names   ` r   cpu_namer#      s<    77 *"1a[* +D ::fa ##r   c                 4    U " X5      nSU-  XS   -  (       a  gg)z
@param {leaf} %eax
@param {sublead} %ecx, 0 in most cases
@param {reg_idx} idx of [%eax, %ebx, %ecx, %edx], 0-based
@param {bit} bit of reg selected by {reg_idx}, 0-based
r   Yesz-- )r   leafsubleafreg_idxbitregss         r   is_setr,      s"     tD	SDM!r   __main__zVendor ID : %szCPU name  : %szVector instructions supported:zSSE       : %sr         zSSE2      : %s   zSSE3      : %sr   zSSSE3     : %s	   zSSE4.1    : %s   zSSE4.2    : %s   zSSE4a     : %sl          zAVX       : %s   zAVX2      : %s   r   zBMI1      : %szBMI2      : %s   zL3 Monitoring : %s   zL3 Occupancy  : %szL3 Total BW   : %szL3 Local BW   : %s)
__future__r   r   cpuidr   r#   r,   __name__CPUIDr   printr&   r   r   <module>r>      s    &  7
$  z
++-C	
Z_
,-	
Xc]
*+	G	
*+	
VCAq"5
56	
VCAq"5
56	
VCAq!4
45	
VCAq!4
45	
VCAq"5
56	
VCAq"5
56	
VCQ1=
=>	
VCAq"5
56	
VCAq!4
45	
VCAq!4
45	
VCAq!4
45	
S!Q!:
:;	
S!Q!:
:;	
S!Q!:
:;	
S!Q!:
:;- r   